Lime-GPSDO: Difference between revisions
Jump to navigation
Jump to search
(Created page with "== Lime-GPSDO Boards == Lime-GPSDO is a combination of GPS receiver, high-quality clock source (VCOCXO) and Intel MAX10 FPGA fitted in one board which can be used as high sta...") |
|||
(7 intermediate revisions by the same user not shown) | |||
Line 4: | Line 4: | ||
Lime-GPSDO v1.0 board | Lime-GPSDO v1.0 board | ||
[[File:Lime-GPSDO_v1.0.png|center|550px|Lime-GPSDO v1.0 ]] | |||
== Features and Specifications == | |||
{| class="wikitable" | |||
! Feature !! Description | |||
|- | |||
| FPGA || Intel MAX 10 (10M16SAU169C8G 169-UBGA) | |||
|- | |||
| USB-to-UART bridge || Silicon labs USBXpress Family CP2102N | |||
|- | |||
| Oscillator || Rakon U7475LF @30.72MHz | |||
|- | |||
| GPS receiver || TBD | |||
|- | |||
| RF connection || 3 SMA connectors (Time pulse, GNSS antena, Clock output) | |||
|- | |||
| Status indicators || x3 Programmable LEDs | |||
|- | |||
| Dimensions || 50.50mm x 80mm | |||
|} | |||
== Getting Help == | |||
If you have questions, the [https://discourse.myriadrf.org/ MyriadRF Discourse] is a best place to ask for help. | |||
== Documentation == | |||
* [[Getting_Started_with_Lime-GPSDO | Getting Started with Lime-GPSDO]] | |||
* [[Lime-GPSDO_v1.0_hardware_description | Lime-GPSDO v1.0 hardware description]] | |||
== FPGA Binaries == | |||
Here are the links to pre-compiled FPGA gateware (bitstream): | |||
* FPGA [https://github.com/myriadrf/Lime-GPSDO_GW/blob/master/Lime-GPSDO/Lime-GPSDO.pof TBD] | |||
== Board Design Files == | |||
Here are links to the schematic, PCB project and BOM: | |||
Lime-GPSDO v1.0 | |||
* [https://github.com/myriadrf/ Schematic (PDF) TBD] | |||
* [https://github.com/myriadrf/ PCB project (Altium project) TBD ] | |||
* [https://github.com/myriadrf/ BOM (XLS) TBD] | |||
== Additional Components == | |||
Here is a list of additional components to be used with LimeSDR-Mini board. | |||
* TBD | |||
{{Community}} |
Latest revision as of 12:26, 11 April 2019
Lime-GPSDO Boards
Lime-GPSDO is a combination of GPS receiver, high-quality clock source (VCOCXO) and Intel MAX10 FPGA fitted in one board which can be used as high stability clock source for timing sensitive applications.
Lime-GPSDO v1.0 board
Features and Specifications
Feature | Description |
---|---|
FPGA | Intel MAX 10 (10M16SAU169C8G 169-UBGA) |
USB-to-UART bridge | Silicon labs USBXpress Family CP2102N |
Oscillator | Rakon U7475LF @30.72MHz |
GPS receiver | TBD |
RF connection | 3 SMA connectors (Time pulse, GNSS antena, Clock output) |
Status indicators | x3 Programmable LEDs |
Dimensions | 50.50mm x 80mm |
Getting Help
If you have questions, the MyriadRF Discourse is a best place to ask for help.
Documentation
FPGA Binaries
Here are the links to pre-compiled FPGA gateware (bitstream):
- FPGA TBD
Board Design Files
Here are links to the schematic, PCB project and BOM:
Lime-GPSDO v1.0
Additional Components
Here is a list of additional components to be used with LimeSDR-Mini board.
- TBD
|