Lime-GPSDO - Revision history

VytautasBuitvydas: /* Documentation */

2019-04-11T12:26:57Z

Documentation

← Older revision		Revision as of 13:26, 11 April 2019
Line 33:		Line 33:
	== Documentation ==		== Documentation ==

			* [[Getting_Started_with_Lime-GPSDO \| Getting Started with Lime-GPSDO]]
	* [[Lime-GPSDO_v1.0_hardware_description \| Lime-GPSDO v1.0 hardware description]]		* [[Lime-GPSDO_v1.0_hardware_description \| Lime-GPSDO v1.0 hardware description]]

VytautasBuitvydas: /* Board Design Files */

2019-04-10T11:42:05Z

Board Design Files

← Older revision		Revision as of 12:42, 10 April 2019
Line 49:		Line 49:
	* [https://github.com/myriadrf/ PCB project (Altium project) TBD ]		* [https://github.com/myriadrf/ PCB project (Altium project) TBD ]
	* [https://github.com/myriadrf/ BOM (XLS) TBD]		* [https://github.com/myriadrf/ BOM (XLS) TBD]

			== Additional Components ==

			Here is a list of additional components to be used with LimeSDR-Mini board.
			* TBD

			{{Community}}

VytautasBuitvydas: /* FPGA Binaries */

2019-04-10T11:40:47Z

FPGA Binaries

← Older revision		Revision as of 12:40, 10 April 2019
Line 39:		Line 39:
	Here are the links to pre-compiled FPGA gateware (bitstream):		Here are the links to pre-compiled FPGA gateware (bitstream):
	* FPGA [https://github.com/myriadrf/Lime-GPSDO_GW/blob/master/Lime-GPSDO/Lime-GPSDO.pof TBD]		* FPGA [https://github.com/myriadrf/Lime-GPSDO_GW/blob/master/Lime-GPSDO/Lime-GPSDO.pof TBD]

			== Board Design Files ==

			Here are links to the schematic, PCB project and BOM:

			Lime-GPSDO v1.0

			* [https://github.com/myriadrf/ Schematic (PDF) TBD]
			* [https://github.com/myriadrf/ PCB project (Altium project) TBD ]
			* [https://github.com/myriadrf/ BOM (XLS) TBD]

VytautasBuitvydas: /* Documentation */

2019-04-10T11:25:18Z

Documentation

← Older revision		Revision as of 12:25, 10 April 2019
Line 34:		Line 34:

	* [[Lime-GPSDO_v1.0_hardware_description \| Lime-GPSDO v1.0 hardware description]]		* [[Lime-GPSDO_v1.0_hardware_description \| Lime-GPSDO v1.0 hardware description]]

			== FPGA Binaries ==

			Here are the links to pre-compiled FPGA gateware (bitstream):
			* FPGA [https://github.com/myriadrf/Lime-GPSDO_GW/blob/master/Lime-GPSDO/Lime-GPSDO.pof TBD]

VytautasBuitvydas: /* Getting Help */

2019-04-10T11:20:11Z

Getting Help

← Older revision		Revision as of 12:20, 10 April 2019
Line 30:		Line 30:

	If you have questions, the [https://discourse.myriadrf.org/ MyriadRF Discourse] is a best place to ask for help.		If you have questions, the [https://discourse.myriadrf.org/ MyriadRF Discourse] is a best place to ask for help.

			== Documentation ==

			* [[Lime-GPSDO_v1.0_hardware_description \| Lime-GPSDO v1.0 hardware description]]

VytautasBuitvydas: /* Features and Specifications */

2019-04-10T11:18:05Z

Features and Specifications

← Older revision		Revision as of 12:18, 10 April 2019
Line 26:		Line 26:
	\| Dimensions \|\| 50.50mm x 80mm		\| Dimensions \|\| 50.50mm x 80mm
	\|}		\|}

			== Getting Help ==

			If you have questions, the [https://discourse.myriadrf.org/ MyriadRF Discourse] is a best place to ask for help.

VytautasBuitvydas: /* Lime-GPSDO Boards */

2019-04-10T11:16:43Z

Lime-GPSDO Boards

← Older revision		Revision as of 12:16, 10 April 2019
Line 6:		Line 6:

	[[File:Lime-GPSDO_v1.0.png\|center\|550px\|Lime-GPSDO v1.0 ]]		[[File:Lime-GPSDO_v1.0.png\|center\|550px\|Lime-GPSDO v1.0 ]]

			== Features and Specifications ==

			{\| class="wikitable"
			! Feature !! Description
			\|-
			\| FPGA \|\| Intel MAX 10 (10M16SAU169C8G 169-UBGA)
			\|-
			\| USB-to-UART bridge \|\| Silicon labs USBXpress Family CP2102N
			\|-
			\| Oscillator \|\| Rakon U7475LF @30.72MHz
			\|-
			\| GPS receiver \|\| TBD
			\|-
			\| RF connection \|\| 3 SMA connectors (Time pulse, GNSS antena, Clock output)
			\|-
			\| Status indicators \|\| x3 Programmable LEDs
			\|-
			\| Dimensions \|\| 50.50mm x 80mm
			\|}

VytautasBuitvydas: /* Lime-GPSDO Boards */

2019-04-10T10:40:12Z

Lime-GPSDO Boards

← Older revision		Revision as of 11:40, 10 April 2019
Line 4:		Line 4:

	Lime-GPSDO v1.0 board		Lime-GPSDO v1.0 board

			[[File:Lime-GPSDO_v1.0.png\|center\|550px\|Lime-GPSDO v1.0 ]]

VytautasBuitvydas: Created page with "== Lime-GPSDO Boards == Lime-GPSDO is a combination of GPS receiver, high-quality clock source (VCOCXO) and Intel MAX10 FPGA fitted in one board which can be used as high sta..."

2019-04-10T09:28:57Z

Created page with "== Lime-GPSDO Boards == Lime-GPSDO is a combination of GPS receiver, high-quality clock source (VCOCXO) and Intel MAX10 FPGA fitted in one board which can be used as high sta..."

New page

== Lime-GPSDO Boards ==

Lime-GPSDO is a combination of GPS receiver, high-quality clock source (VCOCXO) and Intel MAX10 FPGA fitted in one board which can be used as high stability clock source for timing sensitive applications.

Lime-GPSDO v1.0 board