


## Block diagram



Project name: **LimeSDR-CORE\_SDR\_1v1.PrjPcb**

Title: **Block diagram**

Size: **A4**

Revision: **v1.1**


Date: 2018-11-28 Time: 10:50:43 Sheet 1 of 16

File: 01\_BlockDiagram.SchDoc

Lime Microsystems  
Surrey Tech Centre  
Guildford GU2 7YG  
Surrey  
United Kingdom



## Power diagram



Project name: **LimeSDR-CORE\_SDR\_1v1.PrfPcb**

Title: **Power diagram**

Size: **A4**

Revision: **v1.1**


Date: 2018-11-28 Time: 10:50:51 Sheet2 of 16

File: 02\_PowerDiagram.SchDoc

Lime Microsystems  
Surrey Tech Centre  
Guildford GU2 7YG  
Surrey  
United Kingdom



## Clock diagram



Project name: **LimeSDR-CORE\_SDR\_1v1.PrjPcb**

Title: **Clock diagram**

Size: **A4**

Revision: **v1.1**

Date: 2018-11-28 Time: 10:51:06 Sheet3 of 16

File: 03\_ClockDiagram.SchDoc

Lime Microsystems  
Surrey Tech Centre  
Guildford GU2 7YG  
Surrey  
United Kingdom




NF elements on sheet: -  
Number of NF elements on sheet: 0


## LMS7002M misc

## Digital interfaces

## Baseband external IO



## LMS EEPROMs



Project name: **LimeSDR-CORE\_SDR\_1v1.PrjPcb**

Title: **LMS7002M misc**

Size: **A3**

Revision: **v1.1**

Date: **2018-11-28**


Time: **10:51:18**

Sheet **4** of **16**

File: **04\_LMS7002M\_Misc.SchDoc**


Lime Microsystems  
Surrey Tech Centre  
Guildford GU2 7YG  
Surrey  
United Kingdom
















NF elements on sheet: R50, R51, R56, R60, R63, C137  
Number of NF elements on sheet: 6

## FPGA misc (power, clocks, config)

### FPGA AS FLASH + Switch

IN:  
0: FLASH connected to FX3 (NC to COM)  
1: FLASH connected to FPGA (NO to COM)

### MSEL config












### FPGA JTAG

Pitch: 0.05" (1.27mm)

### FPGA Bulk caps

### FPGA Power

### FPGA Decoupling caps



Project name: LimeSDR-CORE\_SDR\_1v1.PrjPcb

Title: FPGA misc (power, clocks, config)

Size: A3 Revision: v1.1



Date: 2018-11-28 Time: 10:51:42 Sheet9 of 16

File: 09\_FPGA\_misc.SchDoc

Lime Microsystems  
Surrey Tech Centre  
Guildford GU2 7YG  
Surrey  
United Kingdom





NF elements on sheet: R87, R89, R93, R95, R96, R99, R102, R300, J8, J9, ESD3  
Number of NF elements on sheet: 11




NF elements on sheet: C251, R107, C262, R116, C275, R127, C286, R135  
Number of NF elements on sheet: 8

## Log Detector

## LMS\_RX1\_BB





## ADC





## Log Detector

## LMS\_RX2\_BB



## ADC













**Lime** microsystems



NF elements on sheet: FR44, FR45  
Number of NF elements on sheet: 2

## USB3 power



Project name: **LimeSDR-CORE\_SDR\_1v1.PrjPcb**

Title: **USB3.0 power**

Size: **A4**

Revision: **v1.1**

Date: 2018-11-28

Time: 10:52:03

Sheet13 of 16


File: 13\_USB3\_0\_power.SchDoc

Lime Microsystems  
Surrey Tech Centre  
Guildford GU2 7YG  
Surrey  
United Kingdom




## Clock circuits


(VC)OCXO




(VC)TCXO




## Clock generator




## Clock buffer




## REF CLK OUT




## Phase detector



## XO VC DAC (16 bit)



## XO DAC (8 bit)





|         |          |          |
|---------|----------|----------|
| XO freq | 30.72MHz | 40.00MHz |
| C398    | 470nF    | 60nF     |
| C99     | 68pF     | 4.6nF    |
| R227    | 5.1k     | 200k     |

|                                                  |  |                |                                                                                          |                                                                                       |
|--------------------------------------------------|--|----------------|------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
| Project name: <i>LimeSDR-CORE_SDR_1v1.PrjPcb</i> |  |                |                                                                                          |                                                                                       |
| Title: <i>Clocks</i>                             |  |                | Lime Microsystems<br>Surrey Tech Centre<br>Guildford GU2 7YG<br>Surrey<br>United Kingdom |                                                                                       |
| Size: A3                                         |  | Revision: v1.1 |                                                                                          |  |
| Date: 2018-11-28                                 |  | Time: 10:52:07 |                                                                                          |                                                                                       |
| File: 14_Clocks.SchDoc                           |  | Sheet 14 of 16 |                                                                                          |                                                                                       |



NF elements on sheet: C413, C416, C430, C431, C434, R246, J16  
Number of NF elements on sheet: 7

## Board power circuits 1



## Board to board connectors (FX20)

Bot connector (to PC adapter)  
Note: USB3 signals marked from slave side



Project name: **LimeSDR-CORE\_SDR\_1v1.PrjPcb**

Title: **Board power supply 1**

Size: **A3**

Revision: **v1.1**

Date: 2018-11-28

Time: 10:52:12

Sheet 15 of 16

File: 15\_Power1.SchDoc


Lime Microsystems  
Surrey Tech Centre  
Guildford GU2 7YG  
Surrey  
United Kingdom



NF elements on sheet: R260, R261, R270, R271, C452, C461, C465, IC43, C466, C467, R282, R284, R288, R290, FAN1, MECH13-MECH15  
Number of NF elements on sheet: 19  
Total number of NF elements on all sheets: 92


## Board power circuits 2

### Clock network power




For ADP150 do not need capacitor on pin 4  
Possible to use TC1185-3.3VCT713 LDO with bypass capacitor on pin 4


### Misc power




### DDR2 power












PCB note: Connect VTTSNS to plus terminal of the output capacitor.



### LDO power source



### LMS power



|                                                  |                       |                                                                                          |  |
|--------------------------------------------------|-----------------------|------------------------------------------------------------------------------------------|--|
| Project name: <b>LimeSDR-CORE_SDR_1v1.PrjPcb</b> |                       |                                                                                          |  |
| Title: <b>Board power supply 2</b>               |                       | Lime Microsystems<br>Surrey Tech Centre<br>Guildford GU2 7YG<br>Surrey<br>United Kingdom |  |
| Size: <b>A3</b>                                  | Revision: <b>v1.1</b> |                                                                                          |  |
| Date: 2018-11-28                                 | Time: 10:52:17        | Sheet 16 of 16                                                                           |  |
| File: 16_Power2.SchDoc                           |                       |                                                                                          |  |