Uploads by Ghalfacree
Jump to navigation
Jump to search
This special page shows all uploaded files.
Date | Name | Thumbnail | Size | Description | Versions |
---|---|---|---|---|---|
14:28, 22 July 2015 | Novena-RF-Schematics-1.png (file) | 191 KB | Novena RF Schematics Page 1, RF Circuits. | 1 | |
14:43, 2 June 2016 | Lms7002m-analogue-rx-lpfh-amplitude.png (file) | 191 KB | LMS7002M analogue RX LPFH amplitude graph. | 1 | |
10:03, 1 October 2015 | LMS6002D-RX-Data-Interface.png (file) | 192 KB | Higher-resolution version. | 2 | |
14:42, 16 July 2015 | DE0-Nano-Interface-Board-Schematics-3.png (file) | 194 KB | DE0-Nano Interface Board Schematic Sheet 3, Hi-Speed USB 2.0 Interface. | 1 | |
15:58, 3 May 2016 | LimeSDR-USB-Overview.jpg (file) | 196 KB | LimeSDR-USB v1.2 board, labelled overview (top side). | 1 | |
14:44, 2 June 2016 | Lms7002m-analogue-rx-lpfl-amplitude.png (file) | 199 KB | LMS7002M analogue RX LPFL amplitude graph. | 1 | |
09:57, 1 October 2015 | LMS6002D-SPI-Read-Cycle-3-Wire.png (file) | 200 KB | Higher-resolution version. | 2 | |
14:37, 6 October 2015 | LMS6002Dr2-PLL-Control.png (file) | 201 KB | Higher resolution copy. | 2 | |
15:33, 22 July 2015 | STREAM-Schematics-12.png (file) | 205 KB | STREAM Schematics Page 12, Clocks Block Diagram. | 1 | |
14:48, 16 July 2015 | Zipper-Interface-Board-Schematics-4.png (file) | 207 KB | Zipper Interface Board Schematic Sheet 4, Clock Generator. | 1 | |
20:40, 2 June 2016 | Lms7002m-calibration-vcocap.png (file) | 214 KB | LMS7002M calibration, VCOCAP | 1 | |
15:18, 1 June 2016 | Lms7002m-functional-block-diagram.png (file) | 214 KB | LMS7002M functional block diagram. | 1 | |
14:30, 22 July 2015 | Novena-RF-Schematics-4.png (file) | 216 KB | Novena RF Schematics Page 4, Connectors. | 1 | |
15:55, 13 July 2015 | Zipper-1.jpg (file) | 217 KB | Zipper Interface Board with Myriad-RF 1 installed. | 1 | |
14:41, 16 July 2015 | DE0-Nano-Interface-Board-Schematics-2.png (file) | 222 KB | DE0-Nano Interface Board Schematic Sheet 2, FPGA Module. | 1 | |
09:56, 1 October 2015 | LMS6002D-SPI-Read-Cycle-4-Wire.png (file) | 230 KB | Higher-resolution version. | 4 | |
15:32, 22 July 2015 | STREAM-Schematics-9.png (file) | 237 KB | STREAM Schematics Page 9, USB 3.0 Power Supply. | 1 | |
14:35, 16 July 2015 | MyriadRF-Schematics-6.png (file) | 242 KB | Myriad-RF 1 Schematics Sheet 6, Power Supply. | 1 | |
16:38, 3 May 2016 | LimeSDR-USB-Components-Bottom-Side.jpg (file) | 245 KB | LimeSDR-USB v1.2 board components, bottom side (labelled). | 1 | |
15:31, 22 July 2015 | STREAM-Schematics-8.png (file) | 248 KB | STREAM Schematics Page 8, Clocks. | 1 | |
14:47, 16 July 2015 | Zipper-Interface-Board-Schematics-1.png (file) | 255 KB | Zipper Interface Board Schematic Sheet 1, Data Interface Connector. | 1 | |
14:48, 16 July 2015 | Zipper-Interface-Board-Schematics-3.png (file) | 256 KB | Zipper Interface Board Schematic Sheet 3, FMC Connector. | 1 | |
15:32, 22 July 2015 | STREAM-Schematics-10.png (file) | 264 KB | STREAM Schematics Page 10, Board Power Supply 1. | 1 | |
14:30, 22 July 2015 | Novena-RF-Schematics-6.png (file) | 267 KB | Novena RF Schematics Page 6, Power Supply. | 1 | |
20:09, 3 May 2016 | LimeSDR-USB-Power-Circuits.jpg (file) | 274 KB | The LimeSDR-USB v1.2's power circuitry, highlighted. | 1 | |
20:48, 2 June 2016 | Lms7002m-calibration-pass-band.png (file) | 280 KB | LMS7002M calibration, pass-band tuning | 1 | |
14:50, 16 July 2015 | Zipper-Interface-Board-Schematics-7.png (file) | 288 KB | Zipper Interface Board Schematic Sheet 7, Microcontroller. | 1 | |
14:39, 6 October 2015 | LMS6002Dr2-RXVGA2-Control.png (file) | 292 KB | Higher resolution copy. | 2 | |
15:29, 22 July 2015 | STREAM-Schematics-5.png (file) | 296 KB | STREAM Schematics Page 5, USB 2.0 Host. | 1 | |
15:27, 22 July 2015 | STREAM-Schematics-1.png (file) | 303 KB | STREAM Schematics Page 1, Block Diagram. | 1 | |
15:34, 22 July 2015 | STREAM-Schematics-13.png (file) | 318 KB | STREAM Schematics Page 13, FPGA Power Distribution. | 1 | |
14:47, 16 July 2015 | Zipper-Interface-Board-Schematics-2.png (file) | 326 KB | Zipper Interface Board Schematic Sheet 2, HSMC & Pin Header Connectors. | 1 | |
21:52, 2 June 2016 | Lms7002m-typical-digital-interface-configuration.png (file) | 327 KB | LMS7002M in a typical digital interface configuration | 1 | |
15:33, 22 July 2015 | STREAM-Schematics-11.png (file) | 350 KB | STREAM Schematics Page 11, Board Power Supply 2. | 1 | |
14:46, 22 July 2015 | Novena-RF-Installed.jpg (file) | 384 KB | Novena-RF module, installed on Novena board. | 1 | |
14:49, 16 July 2015 | Zipper-Interface-Board-Schematics-6.png (file) | 393 KB | Zipper Interface Board Schematic Sheet 6, Buffers. | 1 | |
15:31, 22 July 2015 | STREAM-Schematics-7.png (file) | 402 KB | STREAM Schematics Page 7, Ethernet. | 1 | |
15:30, 22 July 2015 | STREAM-Schematics-6.png (file) | 436 KB | STREAM Schematics Page 6, Peripherals. | 1 | |
14:38, 6 October 2015 | LMS6002Dr2-TXRF-Control.png (file) | 444 KB | Higher resolution copy. | 2 | |
15:34, 22 July 2015 | STREAM-Schematics-14.png (file) | 467 KB | STREAM Schematics Page 14, FMC and Myriad-RF Connectors. | 1 | |
09:59, 1 October 2015 | LMS6002D-Functional-Block-Diagram.png (file) | 475 KB | Higher-resolution version. | 2 | |
21:24, 2 June 2016 | Lms7002m-261l-aqfn-package-top.png (file) | 532 KB | LMS7002M in 261L aQFN package, top view | 1 | |
14:35, 6 October 2015 | LMS6002Dr2-Loopback-Test.png (file) | 539 KB | Higher resolution copy - attempt three. | 6 | |
21:47, 2 June 2016 | Lms7002m-typical-rf-application-circuit.png (file) | 569 KB | LMS7002M in a typical RF application circuit | 1 | |
15:28, 22 July 2015 | STREAM-Schematics-3.png (file) | 571 KB | STREAM Schematics Page 3, SDRAM. | 1 | |
14:41, 6 October 2015 | LMS6002Dr2-RXFE-Control.png (file) | 590 KB | Higher resolution copy, attempt two. | 3 | |
15:29, 22 July 2015 | STREAM-Schematics-4.png (file) | 613 KB | STREAM Schematics Page 4, USB 3.0 Device (FX3). | 1 | |
15:28, 22 July 2015 | STREAM-Schematics-2.png (file) | 704 KB | STREAM Schematics Page 2, FPGA Banks 5-8. | 1 | |
15:35, 22 July 2015 | STREAM-Schematics-15.png (file) | 721 KB | STREAM Schematics Page 15, FPGA Banks 1-4. | 1 | |
14:48, 22 July 2015 | Novena-RF.jpg (file) | 1.08 MB | Novena-RF board. | 1 |