User contributions for Ghalfacree
Jump to navigation
Jump to search
3 June 2016
- 15:1815:18, 3 June 2016 diff hist +92,762 N LimeMicro:LMS7002M Datasheet Initial page creation and content transfer.
2 June 2016
- 21:5221:52, 2 June 2016 diff hist +53 N File:Lms7002m-typical-digital-interface-configuration.png LMS7002M in a typical digital interface configuration current
- 21:4721:47, 2 June 2016 diff hist +44 N File:Lms7002m-typical-rf-application-circuit.png LMS7002M in a typical RF application circuit current
- 21:2421:24, 2 June 2016 diff hist +39 N File:Lms7002m-261l-aqfn-package-top.png LMS7002M in 261L aQFN package, top view current
- 21:1421:14, 2 June 2016 diff hist +48 N File:Lms7002m-calibration-digital-filtering-step-c.png LMS7002M calibration, digital filtering step (c) current
- 21:1021:10, 2 June 2016 diff hist +48 N File:Lms7002m-calibration-digital-filtering-step-b.png LMS7002M calibration, digital filtering step (b) current
- 21:1021:10, 2 June 2016 diff hist +48 N File:Lms7002m-calibration-digital-filtering-step-a.png LMS7002M calibration, digital filtering step (a) current
- 21:0321:03, 2 June 2016 diff hist +57 N File:Lms7002m-calibration-iq-imbalance-spectral-tones.png LMS7002M calibration, IQ imbalance spectral tones example current
- 20:4820:48, 2 June 2016 diff hist +38 N File:Lms7002m-calibration-pass-band.png LMS7002M calibration, pass-band tuning current
- 20:4020:40, 2 June 2016 diff hist +28 N File:Lms7002m-calibration-vcocap.png LMS7002M calibration, VCOCAP current
- 20:3020:30, 2 June 2016 diff hist +33 N File:Lms7002m-clock-generation.png LMS7002M clock generation diagram current
- 20:2320:23, 2 June 2016 diff hist +51 N File:Lms7002m-mcu-connections.png LMS7002M on-chip microcontroller connection diagram current
- 20:2120:21, 2 June 2016 diff hist +29 N File:Lms7002m-spi-supplies.png LMS7002M SPI supplies diagram current
- 20:0720:07, 2 June 2016 diff hist +46 N File:Lms7002m-spi-read-cycle-3-wire-timing.png LMS7002M SPI read cycle, 3-wire timing diagram current
- 20:0720:07, 2 June 2016 diff hist +48 N File:Lms7002m-spi-read-cycle-4-wire-timing.png LMS7002M SPI read cycle, 4-wire (default) timing current
- 20:0620:06, 2 June 2016 diff hist +39 N File:Lms7002m-spi-write-cycle-timing.png LMS7002M SPI write cycle timing diagram current
- 17:2717:27, 2 June 2016 diff hist +47 N File:Lms7002m-digital-iq-interface-supplies.png LMS7002M digital IQ interface supplies diagram. current
- 17:2317:23, 2 June 2016 diff hist +68 N File:Lms7002m-limelight-trxiq-sdr-transmit-data-path.png LMS7002M LimeLight TRXIQ SDR mode transmit data path timing diagram. current
- 17:2217:22, 2 June 2016 diff hist +67 N File:Lms7002m-limelight-trxiq-sdr-receive-data-path.png LMS7002M LimeLight TRXIQ SDR mode receive data path timing diagram. current
- 17:2217:22, 2 June 2016 diff hist +68 N File:Lms7002m-limelight-trxiq-ddr-transmit-data-path.png LMS7002M LimeLight TRXIQ DDR mode transmit data path timing diagram. current
- 17:2117:21, 2 June 2016 diff hist +67 N File:Lms7002m-limelight-trxiq-ddr-receive-data-path.png LMS7002M LimeLight TRXIQ DDR mode receive data path timing diagram. current
- 17:2017:20, 2 June 2016 diff hist +68 N File:Lms7002m-limelight-jesd207-receive-burst-finish.png LMS7002M LimeLight JESD207 mode receive burst finish timing diagram. current
- 17:1917:19, 2 June 2016 diff hist +67 N File:Lms7002m-limelight-jesd207-receive-burst-start.png LMS7002M LimeLight JESD207 mode receive burst start timing diagram. current
- 17:1817:18, 2 June 2016 diff hist +69 N File:Lms7002m-limelight-jesd207-transmit-burst-finish.png LMS7002M LimeLight JESD207 mode transmit burst finish timing diagram. current
- 17:1717:17, 2 June 2016 diff hist +68 N File:Lms7002m-limelight-jesd207-transmit-burst-start.png LMS7002M LimeLight JESD207 mode transmit burst start timing diagram. current
- 17:1217:12, 2 June 2016 diff hist +55 N File:Lms7002m-limelight-trixiq-tx-mode.png Ghalfacree moved page File:Lms7002m-limelight-trixiq-tx-mode.png to File:Lms7002m-limelight-trxiq-tx-mode.png: Corrected filename. current
- 17:1217:12, 2 June 2016 diff hist 0 m File:Lms7002m-limelight-trxiq-tx-mode.png Ghalfacree moved page File:Lms7002m-limelight-trixiq-tx-mode.png to File:Lms7002m-limelight-trxiq-tx-mode.png: Corrected filename. current
- 17:1117:11, 2 June 2016 diff hist +55 N File:Lms7002m-limelight-trixiq-rx-mode.png Ghalfacree moved page File:Lms7002m-limelight-trixiq-rx-mode.png to File:Lms7002m-limelight-trxiq-rx-mode.png: Corrected filename. current
- 17:1117:11, 2 June 2016 diff hist 0 m File:Lms7002m-limelight-trxiq-rx-mode.png Ghalfacree moved page File:Lms7002m-limelight-trixiq-rx-mode.png to File:Lms7002m-limelight-trxiq-rx-mode.png: Corrected filename. current
- 17:0817:08, 2 June 2016 diff hist +40 N File:Lms7002m-limelight-trxiq-rx-mode.png LMS7002M LimeLight port, TRIXIQ-RX mode.
- 17:0817:08, 2 June 2016 diff hist +40 N File:Lms7002m-limelight-trxiq-tx-mode.png LMS7002M LimeLight port, TRIXIQ-TX mode.
- 17:0317:03, 2 June 2016 diff hist +36 N File:Lms7002m-limelight-jesd-mode.png LMS7002 LimeLight port in JESD mode. current
- 17:0017:00, 2 June 2016 diff hist +52 N File:Lms7002m-tsp-agc-truncation.png LMS7002M AGC truncation application example diagram. current
- 16:5416:54, 2 June 2016 diff hist +53 N File:Lms7002m-tsp-agc.png LMS7002M automatic gain control architecture diagram. current
- 16:2516:25, 2 June 2016 diff hist +33 N File:Lms7002m-tsp-fir-memory-banks.png LMS7002M FIR memory bank diagram. current
- 16:1416:14, 2 June 2016 diff hist +41 N File:Lms7002m-tsp-decimation-filters.png LMS7002M decimation filter chain diagram. current
- 16:1216:12, 2 June 2016 diff hist +38 N File:Lms7002m-tsp-hb2-amplitude-response.png LMS7002M HB2 amplitude response graph. current
- 16:1116:11, 2 June 2016 diff hist +38 N File:Lms7002m-tsp-hb2-impulse-response.png LMS7002M HB2 impulse response figures. current
- 16:1016:10, 2 June 2016 diff hist +38 N File:Lms7002m-tsp-hb1-amplitude-response.png LMS7002M HB1 amplitude response graph. current
- 16:1016:10, 2 June 2016 diff hist +38 N File:Lms7002m-tsp-hb1-impulse-response.png LMS7002M HB1 impulse response figures. current
- 15:5115:51, 2 June 2016 diff hist +39 N File:Lms7002m-tsp-interpolation-filters.png LMS7002M interpolation filters diagram. current
- 15:4815:48, 2 June 2016 diff hist +34 N File:Lms7002m-tsp-nco-architecture.png LMS7002M NCO architecture diagram. current
- 15:2515:25, 2 June 2016 diff hist +72 N File:Lms7002m-tsp-invsinc-dac-amplitude.png LMS7002M INVSINC (a) and corresponding DAC (b) amplitude response graph. current
- 15:2115:21, 2 June 2016 diff hist +34 N File:Lms7002m-tsp-rx-dc-correction.png LMS7002M RX DC correction diagram. current
- 15:1615:16, 2 June 2016 diff hist +27 N File:Lms7002m-tsp-dc-offset.png LMS7002M DC offset diagram. current
- 15:0815:08, 2 June 2016 diff hist +37 N File:Lms7002m-tsp-iq-phase-correction.png LMS7002M IQ phase correction diagram. current
- 14:5914:59, 2 June 2016 diff hist +36 N File:Lms7002m-tsp-iq-gain-correction.png LMS7002M IQ gain correction diagram. current
- 14:5614:56, 2 June 2016 diff hist +33 N File:Lms7002m-tsp-tx.png LMS7002M TXTSP structure diagram. current
- 14:5514:55, 2 June 2016 diff hist +33 N File:Lms7002m-tsp-rx.png LMS7002M RXTSP structure diagram. current
- 14:4814:48, 2 June 2016 diff hist +58 N File:Lms7002m-tsp.png LMS7002M Transceiver Signal Processor (TSP) block diagram. current