LimeSDR-USB RISC-V

The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.

Stub page.

This project addresses the need for the LimeSDR project to have an full open-source FPGA firmware, which includes replacing it’s proprietary NIOS II softcore CPU to a RISC V implementation and adapting the system to a FuseSoC-based development flow.