Jump to: navigation, search

LimeSDR-USB RISC-V

Revision as of 16:42, 23 May 2017 by AndrewBack (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Stub page.

This project addresses the need for the LimeSDR project to have an full open-source FPGA firmware, which includes replacing it’s proprietary NIOS II softcore CPU to a RISC V implementation and adapting the system to a FuseSoC-based development flow.