Jump to: navigation, search

Difference between revisions of "DE0-Nano Interface Board"

m (Corrected link.)
 
Line 38: Line 38:
 
* [[DE0-Nano Interface Board Connections]]
 
* [[DE0-Nano Interface Board Connections]]
 
* [https://myriadrf.org/projects/rdk/ Reference Development Kit Project Page]
 
* [https://myriadrf.org/projects/rdk/ Reference Development Kit Project Page]
 +
 +
{{Community}}

Latest revision as of 15:02, 15 September 2015

1 About

DE0-Nano Interface Board, top

The DE0-Nano Interface Board, also known as the Digital Interface Board, allows the Myriad-RF 1 to be paired with the DE0-Nano FPGA Development System through the RFDIO Interface. The DE0-Nano Interface Board acts as a motherboard for the Myriad-RF 1 and the DE0-Nano FPGA Development System, mating the two together with a high-speed interface. The DE0-Nano Interface Board is not designed for use with any other FPGA development system; for other development systems, the Zipper Interface Board should be used instead.

2 Images

3 Connections

The DE0-Nano Interface Board features numerous on-board connections, in addition to those available on the Myriad-RF 1 and DE0-Nano themselves. A full list of available connections is available on the page DE0-Nano Interface Board Connections.

4 Schematics

5 Licensing

5.1 Hardware

The hardware designs are licensed under a Creative Commons Attribution 3.0 Unported licence. Note: The Myriad-RF 1 and DE0-Nano Interface hardware designs were initially published under the Creative Commons Attribution-ShareAlike 3.0 Unported licence. As of 30th September 2013 these have been re-licensed under the more permissive Creative Commons Attribution 3.0 Unported licence.

5.2 Firmware

For details of firmware licensing please see the associated COPYING file(s), available in the GitHub repository.

5.3 Gateware

The DE0-Nano Interface gateware is comprised of three segments: the Lime Microsystems RTL is provided under the Apache Licence, Version 2.0; the Altera Megafunction generated blocks have been generated using the Quartus tool from Altera, and are free to use provided they are used for programming devices from Altera; and the gateware contains code from the I²C Slave VHDL Project, which is copyright 2006 Frank Buss.

6 See Also