Search results

...s that the OpenRISC CPU will read after reset. The default behaviour is to clear register r3 and jump to address 0x100 and continue to load an application f The OpenRISC Stream SoC uses [https://github.com/openrisc/mor1kx/blob/master/doc/mor1kx.asciidoc mor1kx] as main CPU. ...